Background {#Sec1}
==========

The ferroelectric negative capacitance field-effect transistor (NCFET) with a ferroelectric film inserted into gate stack is a promising candidate for the low-power dissipation applications owing to its ability to overcome the fundamental limitation in subthreshold swing (SS) for the conventional metal-oxide-semiconductor field-effect transistor (MOSFET) \[[@CR1]\]. The negative capacitance (NC) phenomena in NCFETs have been extensively studied in different channel materials, including silicon (Si) \[[@CR2], [@CR3]\], germanium (Ge) \[[@CR4]\], germanium-tin (GeSn) \[[@CR5]\], III--V \[[@CR6]\], and 2D materials \[[@CR7]\]. Also, the NC characteristics have been demonstrated in NCFETs with various ferroelectrics, such as BiFeO~3~ \[[@CR8]\], PbZrTiO~3~ (PZT) \[[@CR9]\], PVDF \[[@CR10]\], and Hf~1−*x*~Zr~*x*~O~2~ \[[@CR11]\]. Compared to other ferroelectrics, Hf~1−*x*~Zr~x~O~2~ has the advantage of being compatible with CMOS integration. Experimental studies have shown that the electrical performance of NCFETs can be optimized by varying the thickness and area of Hf~1−*x*~Zr~*x*~O~2~, which affects the matching between MOS capacitance (*C*~MOS~) and ferroelectric capacitance (*C*~FE~) \[[@CR12], [@CR13]\]. It is expected that the Zr composition in Hf~1−*x*~Zr~*x*~O~2~ also has a great impact on the performance of NCFETs, because it determines the ferroelectric properties of Hf~1−*x*~Zr~*x*~O~2~. However, there is still a lack of a detailed study on the impacts of Zr composition on the electrical characteristics of NCFETs.

In this paper, we comprehensively study the influences of the annealing temperature and the Zr composition on the performance of Ge NCFET.

Methods {#Sec2}
=======

Key process steps for fabricating Ge p-channel NCFETs with the different Zr compositions in Hf~1−*x*~Zr~*x*~O~2~ are shown in Fig. [1](#Fig1){ref-type="fig"}(a). After the pregate cleaning, n-Ge (001) substrates were loaded into the atom layer deposition (ALD) chamber. A thin Al~2~O~3~ (25 cycles) film was deposited, which was followed by the O~3~ passivation. Then, the Hf~1-*x*~Zr~*x*~O~2~ films (x = 0.33, 0.48 and 0.67) were deposited in the same ALD chamber using \[(CH~3~)~2~N\]~4~Hf (TDMAHf), \[(CH~3~)~2~N\]~4~Zr (TDMAZr) and H~2~O as the Hf, Zr, and O precursors, respectively. After that, the TaN metal gate was deposited using the reactive sputtering. After gate patterning and etching, boron ions (B^+^) were implanted into source/drain (S/D) regions at an energy of 20 keV and a dose of 1 × 10^15^ cm^−2^. Non-self-aligned S/D metals were formed by lift-off process. Finally, rapid thermal annealing (RTA) was carried out at various temperatures for dopant activation, S/D metallization, and crystallization of Hf~1−*x*~Zr~*x*~O~2~ film. Ge control pMOSFETs with the Al~2~O~3~/HfO~2~ stack was also fabricated.Fig. 1(**a**) Key process steps for the fabrication of Ge NCFETs with the different Zr compositions in Hf~1*−x*~Zr~*x*~O~2~ ferroelectrics. (**b**) Schematic of the fabricated NC transistor. (**c**) TEM image of the gate stack of NC device illustrating the 7 nm H~0.52~Zr~0.48~O~2~ layer and 2 nm Al~2~O~3~ layer

Figure [1](#Fig1){ref-type="fig"}(b) shows the schematic of the fabricated NCFET. High-resolution transmission electron microscope (HRTEM) image in Fig. [1](#Fig1){ref-type="fig"}(c) shows the gate stack on Ge channel of device with Hf~0.52~Zr~0.48~O~2~ ferroelectric. The thicknesses of Al~2~O~3~ and Hf~0.52~Zr~0.48~O~2~ layers are 2 nm and 7 nm, respectively.

To confirm the stoichiometries of Hf~1−*x*~Zr~*x*~O~2~, the X-ray photoelectron spectroscopy (XPS) measurement was carried out. Figure [2](#Fig2){ref-type="fig"}(a) and (b) show the Hf*4f* and Zr*3d* photoelectron core level spectra, respectively, for the Hf~0.67~Zr~0.33~O~2~, Hf~0.52~Zr~0.48~O~2~, and Hf~0.33~Zr~0.67~O~2~ films. The material compositions were calculated based on the area ratio of the peaks and the corresponding sensitivity factors. The two peaks of Zr*3d*~5/2~ and Zr*3d*~3/2~ have a spin-orbital splitting of 2.4 eV, which is consisted with Refs. \[[@CR14], [@CR15]\]. With the increment of Zr composition in Hf~1−*x*~Zr~*x*~O~2~, Zr*3d*, and Hf*4f* peaks shift to the lower energy direction.Fig. 2(**a**) Hf *4f* and (**b**) Zr *3d* core level spectra for the Hf~1−*x*~Zr~*x*~O~2~ samples with the different Zr compositions

The ferroelectric properties of the Hf~1−*x*~Zr~x~O~2~ films (*x* = 0.33, 0.48, and 0.66) were characterized by the polarization *P* vs. drive voltage *V* hysteresis loops measurement. *P*-*V* loops were recorded on the pristine devices. Figure [3](#Fig3){ref-type="fig"} shows the curves of *P* vs. *V* for TaN/Hf~1−*x*~Zr~*x*~O~2~(10 nm)/TaN samples in a series of drive voltages. With the post-annealing temperature increases from 500 to 550 °C, the *P*-*V* curves of the Hf~1−*x*~Zr~*x*~O~2~ tend to be saturated in a sub-loop state. As the Zr composition increases, the remnant polarization of the film is obviously improved, and the thinning of the hysteresis loop at zero bias is observed, which can be phenomenologically best described as superimposed antiferroelectric-like characteristics \[[@CR16], [@CR17]\].Fig. 3Measured P-V curves of the Hf~1-x~ZrxO2 films with different Zr compositions annealed at 500 and 550 ^o^C. (**a**) and (**b**) are the Hf~0.67~Zr~0.33~O~2~ film annealed at 500 and 550 ^o^C, respectively. (**c**) and (**d**) are the Hf~0.52~Zr~0.48~O~2~ film annealed at 500 and 550 ^o^C, respectively. (**e**) and (**f**) are the Hf~0.33~Zr~0.67~O~2~ film annealed at 500 and 550 ^o^C, respectively. With the post annealing temperature increases from 500 to 550 ^o^C, the P-V curves of the Hf~1-x~Zr~x~O~2~ tend to be saturated in a sub-loop state. An evolution ferroelectric to an antiferroelectric-like behavior is observed with the Zr composition increased

Results and Discussion {#Sec3}
======================

Figure [4](#Fig4){ref-type="fig"}(a) shows the measured transfer characteristics of Ge NCFETs with Hf~0.52~Zr~0.48~O~2~ ferroelectrics with different annealing temperatures and control device with Al~2~O~3~/HfO~2~ stack dielectric. The control device was annealed at 500 °C. All the devices have a gate length *L*~G~ of 2 μm. The forward and reverse sweeping are indicated by the open and solid symbols, respectively. The NCFETs have a much higher drive current compared to the control device. It is seen that, with the annealing temperature increasing from 450 to 550 °C, the threshold voltage *V*~TH~ of the NC devices shift to the positive *V*~GS~ direction. The NCFETs exhibit a small hysteresis, which becomes negligible with the increasing of RTA temperature. The trapping effect also leads to the hysteresis, but that produces the counterclockwise *I*~DS~-*V*~GS~ loop, opposite to the results induced by ferroelectric switching \[[@CR18]\]. Point SS vs. *I*~DS~ curves in Fig. [4](#Fig4){ref-type="fig"}(b) show that the NC transistor exhibits the sudden drop in some points of SS, corresponding to the abrupt change of *I*~DS~ induced by the NC effect \[[@CR19]\]. It is observed that NCFETs achieve the improved SS characteristics compared to the control device. We found that the sudden drop points of the devices are consistent at the different annealing temperatures. The measured *I*~DS~-*V*~DS~ curves of the NCFETs with Hf~0.52~Zr~0.48~O~2~ ferroelectric annealed at different temperatures are shown in Fig. [4](#Fig4){ref-type="fig"}(c). *I*~DS~-*V*~DS~ curves of the NC transistor show the obvious NDR phenomenon, which is a typical characteristic of NC transistors \[[@CR20]--[@CR23]\]. Figure [4](#Fig4){ref-type="fig"}(d) is the plots of the *I*~DS~ of the Ge NCFETs with the Hf~0.52~Zr~0.48~O~2~ ferroelectric layer annealed at 450, 500, and 550 °C, respectively, at *V*~DS~ = − 0.05 V and − 0.5 V, and \|*V*~GS~ − *V*~TH~\| = 1.0 V. Here, the *V*~TH~ is defined as the *V*~GS~ at *I*~DS~ of 10^−7^ A/μm. *I*~DS~ increases with the increasing of RTA temperature, which is due to the reduced source/drain resistance and improved carrier mobility at the higher annealing temperature.Fig. 4(**a**) Measured *I*~DS~-*V*~GS~ curves for NCFETs with Hf~0.52~Zr~0.48~O~2~ ferroelectric and control device. (**b**) Point SS vs. *I*~DS~ curves showing that NCFETs have the steeper SS compared to control MOSFET. (**c**) *I*~DS~-*V*~DS~ curves for the NCFETs demonstrating the typical NDR phenomena. (**d**) Comparison of the *I*~DS~ for the NCFETs annealed at various temperatures at a gate overdrive of 1 V

In addition to the Hf~0.52~Zr~0.48~O~2~ ferroelectric transistor, we also investigate the electrical characteristics of Ge NC transistors with the Hf~0.33~Zr~0.67~O~2~ ferroelectric. Figure [5](#Fig5){ref-type="fig"}(a) presents the *I*~DS~-*V*~GS~ characteristics of the devices with Hf~0.33~Zr~0.67~O~2~ with the different annealing temperatures at *V*~DS~ = − 0.05 V and − 0.5 V. Compared to the Hf~0.52~Zr~0.48~O~2~ NC transistors, even smaller hysteresis is obtained. Similar to the Hf~0.52~Zr~0.48~O~2~ NC transistors, as the annealing temperature increases from 450 to 550 °C, *V*~TH~ of the device increase from − 0.63 V to 0.51 V in the forward sweeping at *V*~DS~ = − 0.05 V. Point SS as a function of *I*~DS~ characteristics for the Hf~0.33~Zr~0.67~O~2~ ferroelectric NCFETs are depicted in Fig. [5](#Fig5){ref-type="fig"}(b). In addition, devices with 450 °C and 500 °C annealing temperature obtains the more obvious sudden drop in SS in comparison with the 550 °C annealed transistor. The sudden drop points in different annealing temperatures occur at the same gate voltage. Figure [5](#Fig5){ref-type="fig"}(c) exhibits forward and reverse *I*~DS~ of the Hf~0.33~Zr~0.67~O~2~ NCFETs at *V*~DS~ = − 0.05 V and − 0.5 V, and \|*V*~GS~--*V*~TH~\| = 1.0 V. Whether for the forward or reverse sweeping, the *I*~DS~ increases with the annealing temperature, which is consistent with the characteristic of the Hf~0.52~Zr~0.48~O~2~ device.Fig. 5(**a**) Measured transfer characteristics of the Hf~0.33~Zr~0.67~O~2~ NC Ge pFETs annealed from 450 to 550 °C. (**b**) Point SS as a function of *I*~DS~ for the Hf~0.33~Zr~0.67~O~2~ devices. (**c**) *I*~DS~ for the ferroelectric NC transistors with different annealing temperatures at a gate overdrive of 1 V 

We also investigate the electrical performance of Ge NCFET with the smaller Zr composition. The transfer characteristics of the Hf~0.67~Zr~0.33~O~2~ NCFETs annealed at different annealing temperatures are presented in Fig. [6](#Fig6){ref-type="fig"}(a). No hysteresis phenomenon is observed. Compared to Hf~0.33~Zr~0.67~O~2~ and Hf~0.52~Zr~0.48~O~2~ devices, the *V*~TH~ shift induced by varying annealing temperature is less pronounced in Hf~0.67~Zr~0.33~O~2~ NCFETs. Point SS vs. *I*~DS~ curves in Fig. [6](#Fig6){ref-type="fig"}(b) show that the Hf~0.67~Zr~0.33~O~2~ NC transistor exhibits the sudden drop in some points of SS of NC transistor at *V*~DS~ = − 0.05 V. Figure [6](#Fig6){ref-type="fig"}(c) presents the *I*~DS~ of Hf~0.67~Zr~0.33~O~2~ Ge NCFETs annealed at 450 °C, 500 °C, and 550 °C, at *V*~DS~ = − 0.05 V and − 0.5 V, and \|*V*~GS~--*V*~TH~\| = 1.0 V. Likewise, *I*~DS~ enhances as the RTA temperature increases.Fig. 6(**a**) Measured *I*~DS~-*V*~GS~ of the Hf~0.67~Zr~0.33~O~2~ NC Ge pFETs annealed at 450 °C, 500 °C, and 550 °C. (**b**) Point SS vs. I~DS~ characteristics of the devices. (**c**) *I*~DS~ for the ferroelectric NC transistors with different annealing temperatures at a gate overdrive of 1 V

The stability of the NC effect induced by the ferroelectric layer of the Hf~0.52~Zr~0.48~O~2~ NCFET was verified by multiple DC sweeping measurements. The measured *I*~DS~-*V*~GS~ curves over 100 cycles of DC sweeping are shown in Fig. [7](#Fig7){ref-type="fig"}(a). It can be seen that the values of *V*~GS~ corresponding to steep SS are consistent. In addition, the clockwise *I-V* loops are maintained through the multiple DC sweeps. The steep SS points are repeatable and stable through multiple DC sweeps, which further proves that they are induced by the NC effect. Figure [7](#Fig7){ref-type="fig"}(b) presents the best point SS and drive current across the number of sweeping cycles. Figure [7](#Fig7){ref-type="fig"}(c) shows the hysteresis characteristics as a function of the number of DC sweeping cycles. Stable *I-V* hysteresis window of \~ 82 mV are seen.Fig. 7(**a**) Measured *I*~DS~-*V*~GS~ curves of a Hf~0.52~Zr~0.48~O~2~ NC Ge pFET over 100 cycles of DC sweeping. (**b**) Best point SS and *I*~DS~ vs. cycle number. (**c**) Hysteresis characteristics as a function of the number of DC sweeping cycles

We summarize the hysteresis and drive current characteristics of Ge NCFETs with different Zr compositions in Hf~1−*x*~Zr~*x*~O~2~ in Fig. [8](#Fig8){ref-type="fig"}. As shown in Fig. [8](#Fig8){ref-type="fig"}(a), the hysteresis values are 70, 148, and 106 mV for devices with *x* = 0.33, 0.48, and 0.67, respectively, at a *V*~DS~ of -- 0.5 V. As the composition increases from 0.33 to 0.48, the hysteresis of the NC device increases significantly. With the further increasing of Zr composition, the hysteresis decreases rapidly. The *I*~DS~ of NCFETs annealed at 450 °C is plotted in Fig. [8](#Fig8){ref-type="fig"}(b), at *V*~DS~ = − 0*.*5 V and *V*~GS~ − *V*~TH~ = − 1*.*0 V. Open and solid represent the forward and reverse sweeping, respectively. The NC device with Hf~0.52~Zr~0.48~O~2~ achieves the highest *I*~DS~, but its hysteresis is serious. NCFET with Hf~0.67~Zr~0.33~O~2~ can obtain excellent performance with hysteresis-free curves and high *I*~DS~. As Zr composition increases, the ferroelectric capacitance *C*~fe~ (= 0.3849\**P*~r~/(*E*~c~\**t*~fe~) \[[@CR24]\]) increases with the increasing of *P*~r~, and meanwhile, the MOS capacitance (*C*~MOS~) rises as well due to the growing permittivity of the HZO film. The *I*~DS~ and hysteresis are determined by \|*C*~fe~\| and *C*~MOS~ of the transistor. With Zr composition increasing from 0.33 to 0.48, the increase of \|*C*~fe~\| is speculated to be slower than does the *C*~MOS~, leading to the widening of the hysteresis. Nevertheless, the larger *C*~MOS~ produces a higher *I*~DS~. With the further increase of Zr composition, the increase of \|*C*~fe~\| is faster than *C*~MOS~, which might provide \|*C*~fe~\| ≥ *C*~MOS~, reducing the hysteresis of NCFET.Fig. 8Statistical plots of (**a**) hysteresis and (**b**) *I*~DS~ of Ge NCFET with Hf~1−*x*~Zr~*x*~O~2~ (*x* = 0.33, 0.48, and 0.67)

Conclusions {#Sec4}
===========

The impacts of the annealing temperature and Zr composition in Hf~1*−x*~Zr~*x*~O~2~ on the electrical performance of the Ge NCFETs are experimentally studied. The stoichiometries and ferroelectric properties of Hf~1−*x*~Zr~*x*~O~2~ were confirmed by XPS and *P-V* measurements, respectively. NCFETs demonstrate the steep point SS and improved *I*~DS~ compared to the control device, due to the NC effect. The *V*~TH~ and *I*~DS~ of the Hf~1*−x*~Zr~*x*~O~2~ NCFET are greatly affected by the annealing temperature. Multiple DC sweeping measurements show that the stability of the NC effect induced by the ferroelectric layer is achieved in NCFET. Hf~0.67~Zr~0.33~O~2~ NCFET can more easily achieve the hysteresis-free characteristics than the devices with higher Zr composition.
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